Playground | SCode | SCode

Getting Started Manual Code Template Playground Blog Q&A

EN | KR

Files

Target HDL

VHDL Verilog

Local-First Mode

untitled.sc

HDL Results displayed here

SCode

Python to VHDL/Verilog — © since 2016